Ultra low-voltage CMOS current mirrors by Yngvar Berg & Omid Mirmotahari
Ultra low-voltage CMOS current mirrors
Yngvar Berg • Omid Mirmotahari
Received: 17 March 2010 / Revised: 15 November 2010 / Accepted: 21 January 2011 / Published online: 23 February 2011
 The Author(s) 2011. This article is published with open access at Springerlink.com
Abstract In this paper we present an ultra low-voltage
bidirectional and continuous time current mirror based on
clocked semi-floating-gate transistors. The current mirror
may be used with supply voltages down to 250 mV and
frequencies up to several hundred MHz. The simulated data
presented are obtained using the Spectre simulator pro-
vided by Cadence and valid for a 90 nm TSMC CMOS
process.
Keywords Floating-gate  Current mirror and CMOS 
Low-voltage  Analog floating-gate circuits  Current mode
1 Introduction
The low supply voltages avalable in modern CMOS pro-
cesses is a challenge for analog designers [1–3]. As the
current-mode approach to analog circuit design is gaining
interest due to better performance, another compelling rea-
son for current-mode circuits is the decreasing power supply
of digital microelectronics. The upside of sharing both sili-
con and power with digital electronics challenges the analog
designer to come up with solutions for low-voltage circuits.
As the power supply is reduced, the available headroom is
shrinking, so current-mode design techniques provide some
kind of relief by demanding much less headroom. Standard
current mirrors, i.e. Wilson [4, 5] and cascode mirrors [6],
share a common minimum supply voltage requirement
which is a diode drop or threshold voltage plus 2 times the
saturation voltage. The diode drop is required to obtain a
certain current level and the saturation voltage is needed for
driving the transistors in saturation. Some attemps, by
exploiting the back-gate or bulk, have been reported [6]
without providing a significant improvement to the supply
voltage limitation. In addition, both mismatch and the output
impedance in modern CMOS processes will force the analog
designer to either increase the transistor sizes or circuit
complexity to maintain the accuracy of the analog circuitry.
Translinear floating-gate (FG) analog circuits [7] may be
used to implement current mirrors and more complex current
mode circuitry. Multiple-input translinear elements (MITE)
may be used to design complex analog current mode circuits.
A severe problem with the MITE circuits is the control of the
initial floating-gate charges and the unpredictable initial
state of the driven nodes. By exploiting a balanced equilib-
rium state where all driven nodes are equal and exploiting
floating capacitors to adjust the transconductance we may
reduce both complexity and area [8]. Furthermore, the
floating-gate current mirror may be adapted to bidirectional
input and output currents without any DC level shift.
One possible solution to the matching problem is
post-fabrication tuning using laser-trimming. Techniques
requiring individual tuning of each powered-up circuit are
slow and expensive. Another approach to threshold matching
is to use MOS transistors with capacitive coupling to a
floating gate. A change in the stored charge of the floating
gate will effectively shift the threshold voltage seen from the
capacitively coupled input terminal. The success of this
approach is clearly dependent on both the accuracy and the
overhead penalty in terms of silicon area and production cost.
The ultra low-voltage (ULV) floating-gate analog cir-
cuits [9] presented in this paper can operate down to
approximately 100 mV in weak inversion. In the following
analysis all transistors are assumed to be in saturation,
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hence only the saturation voltage and required frequency
response limit the minimum usable supply voltage. Typical
supply voltages for the ULV floating-gate circuits are in the
range 0.2–1.0 V.
In Sect. 2 the ultra low voltage (ULV) clocked semi-
floating-gate transistors and logic are presented. ULV split
gate current mirror is decribed in Sect. 3 and the inverting
current mirror is presented in Sect. 4, followed by current
multiplier and current divider in Sect. 5. In Sect. 6 the
symmetric bidirectional current mirror is presented and the
continuous time ULV current mirror is described in Sect. 7.
The symmetric and continuous time ULV current mirror is
presented in Sect. 8.
2 Ultra low voltage (ULV) CMOS
The clocked semi floating gate (CSFG) transistors are
shown in Fig. 1a. The recharge transistors are drawn ver-
tically and the evaluate transistors are drawn horizontally.
By powering up the gate to source voltages in an initiali-
zation phase we are able to reduce the supply voltage
without decreasing the ON current provided by the
enhanced transistors. The aim is to maintain a high current
level combined with a very low supply voltage. The
enhancement can be viewed as an active threshold voltage
shift. Note that the recharge transistor and the evaluate
transistor are clocked by inverse signals which will, to
some degree, reduce the capacitive noise imposed on the
semi-floating-gate. In order to reduce the charge injection
we may add a dummy recharge switch. The noise imposed
through parasitic capacitances and charge injection may be
reduced by a symmetrical, i.e. quasi differential, design
approach. The ULV logic, i.e. an ULV inverter, is shown in
Fig. 1b. The ULV CMOS logic can be exploited to design
low voltage and high speed digital circuits. In terms of
Energy delay product (EDP) the ULV gates are superior to
complementary CMOS logic.
The ULV logic, i.e. an inverter, in recharge and eval-
uate mode is shown in Fig. 1. The ULV gate operation is
characterized by:
– Recharge The simplified ULV inverter in recharge
mode is shown in Fig. 1c. The nMOS floating-gate is
recharged to VDD and the pMOS floating-gate is
recharged to VSS = gnd while the output and input
are precharged to VDD/2 = (VDD - VSS)/2. The output
will be forced to VDD/2 due to a reversed biased
inverter.
– Evaluate. The simplified ULV inverter in evaluate
mode is shown in Fig. 1d. The output will be pulled to
VDD if a negative transition, DVin ¼ VDD=2, occurs
and to VSS if there is a positive transition, DVin ¼
VDD=2, applied at the input.
A switched symmetric non-continuous time ULV current
mirror is presented in [10]. By using two current mirrors
(a) CSFG transistors (b) CSFG inverter (d) Evaluate
Fig. 1 a nMOS and pMOS
clocked semi-floating-gate
(CSFG) transistors. b The
symmetric ultra low voltage
inverter. c Recharge mode and
d evaluate mode
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operating in opposite phases we obtain a continuous time
clocked current mirror with an inherent auto-zero function.
The continuous time clocked-semi-floating-gate (CCSFG)
transistors are shown in Fig. 2. The recharge transistors are
drawn vertically and the evaluate transistors are drawn
horizontally. By powering up the gate to source voltages in
an initialization phase we are able to reduce the supply
voltage without decreasing the ON current provided by the
enhanced transistors. The aim is to maintain a high current
level combined with a very low supply voltage. The
enhancement can be viewed as a active threshold voltage
shift. Note that the recharge transistor and the evaluate
transistor are clocked by inverse signals which will, to some
degree, reduce the capacitive noise imposed to the semi-
floating-gate. In order to reduce the charge injection we may
add a dummy recharge switch. The noise imposed through
parasitic capacitance’s and charge injection may be reduced
by a symmetrical, i.e. quasi differential, design approach.
3 Ultra low voltage current mirror
In a typical analog circuit the voltage headroom of the
internal nodes, i.e. Vin and Vout, is limited by the supply
voltage and the saturation voltage of the transistors. In
practice this means that the voltage headroom may be
expressed as
Vlimit ¼ VDD  2Vsat: ð1Þ
If Vsat = 50 mV and VDD = 250 mV then Vlimit =
150 mV which yields a dynamic voltage range of
50–200 mV and a dynamic range for the transistor currents
equal to 1 9 10-8–3 9 10-7 A. The CSFG transistors
offer a way to circumvent the limitation of the currents for
ultra low supply voltages. By recharging the semi floating-
gates to VDD for the nMOS transistors and gnd for the
pMOS transistors and assume a supply voltage equal to
250 mV the dynamic current range is changed to
3 9 10-7–3 9 10-6 A.
A simple comparison of the minimum required supply
voltage and the available dynamic range (VDR) for some
current mirrors is shown in Table 1. If VDR ¼ Vth  2Vsat is
a suitable voltage headroom for an application the supply
voltage of the ULV current mirror can be reduced by a
factor of 2 compared to other current mirrors.
In the initialization phase the floating-gate is recharged
to VDD while the input Vin and output Vout are recharged to
VDD/2. If the transistors are not matched the input and
output voltages may be slightly different, which may give
rise to different currents. The noise imposed, i.e. through
parasitic capacitances and charge injection, will affect both
evaluate transistors and the relative currents are not altered.
In the evaluation phase the input and output currents of a
floating-gate current mirror can be approximated by the
simple models, assuming weak inversion
Iin ¼ Ir  ek1 Vin
VDD




Iout ¼ Ir  ek1 Vin
VDD




where k1 ¼ Cinn=CTð Þ  1=nUTð Þ; CT is the total capacitance
seen by the floating-gate, Cinn ¼ Cinn1 ¼ Cinn2; UT is the
thermal voltage, n is the slope factor and Ir is the current
running through the transistors when V1 ¼ VDD=2. The
current level, i.e. Ir is determined by the offset applied in the
initialization phase. In this case the current level Ir is equal
to the current running through a transistor assuming a gate
to source voltage equal to the supply voltage. We may
express the relative current, Ie2=Ie1 or deviation assuming
that Vout  VDD  Vin
Iout
Iin





1 þ k Vin  VDD2
  : ð4Þ
By separating the gate terminals of the transistors as
shown in Fig. 3 we obtain the split gate CSFG current




























Fig. 2 The nMOS and pMOS continuous time clocked semi floating
gate (CCSFG) transistors. The input signal is applied to one of the FG
nodes depending on the clock signal
Table 1 Supply voltage
requirements for practical
applications
Current mirror Minimum supply voltage Dynamic range
Simple Vth þ 2Vsat þ VDR VDR Unidirectional
Cascode Vth þ 2Vsat þ VDR VDR Unidirectional
Wilson Vth þ 2Vsat þ VDR VDR Unidirectional
MITE Vth þ 2Vsat þ VDR VDR Unidirectional
ULV Vth Vth  2Vsat Bidirectional
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recharge transistors. More interestingly, the transistors do
not share a common input capacitor. An advantage of the
split gate approach is an increase in transconductance due to
less capacitance associated with the floating gates. The Vin
and Vout will be ‘‘inverse’’ due to the inverting property of
CMOS gates. By maximizing the output resistance,
assuming long transistors, the inaccuracy may be reduced.
More advanced current mirror configurations are not
suitable for CSFG design. The deviation may be reduced
by increasing the transistor length at the expense of reduced
current and increased capacitances.
The input capacitors may be exploited to compensate for
the inaccuracy due to channel length modulation. By
changing the relative capacitance of the input capacitors,
Cinn1 and Cinn2 we may compensate for the inaccuracy due
to the early effect. Assuming that Vout  VDD  Vin we
may express the currents in the evaluation phase Iin and
Iout as
Iin ¼ Ir  ek1 Vin
VDD




Iout ¼ Ir  ek2 Vin
VDD





We may exploit k1 and k2 to minimize the inaccuracy of the
current mirror by solving the equation
Iout ¼ Iin






















which for VDD ¼ 0:175 V; k ¼ 5:7; Cinn1 ¼ 2fF; CT ¼ 6fF
and n = 2 yields Cinn2 & 6fF. The increased
transconductance of the output transistor compensates for
the output conductance of both transistors. If the current
mirror operates in strong inversion the capacitance Cinn2
needs to be increased furthermore due to the reduced
relative transconductance gm/I. The split-gate current
mirror will be recharged or initialized in the same
manner as the inverter shown in Fig. 1.
The CSFG split gate current mirror is simulated using
spectreS and the result is shown in Fig. 3. The input Vin is
swept from VDD/2 = 88 mV to gnd. Compared to the
common gate the accuracy is significantly improved
without increasing the transistor length. As expected the
output current shows much less deviation from the input
current. The actual precision is dependent on the matching
of the capacitors.
4 Ultra low voltage inverting current mirror
The nMOS transistors used in the inverting current mirror
the are minimum sized and the width pMOS evaluate
transistors are increased to obtain a precharged output
voltage equal to VDD/2. The input capacitors to the nMOS
CSFG transistors are equal to 200aF and may be designed
using MOS-, poly–poly- or metal–metal capacitors. The
capacitors used to connect to the pMOS CSFG transistors
are increased to match the transconductance of the nMOS
evaluate transistors, i.e. approximately 3 times the nMOS
CSFG input capacitors.
The ULV inverted current mirror or current inverter is
shown in Fig. 4. The inverting current mirror consists of



































Fig. 3 CSFG split gate current mirror with minimum sized transistors. The input Va is swept from VDD/2 to gnd. Cinn2 = 6fF, and Cinn1 = 2fF
and VDD = 0.175 V
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provides the input current and transistor Q4 drains the
output current. In the recharge phase we may disregard the
floating capacitors due to the fact that all semi floating-
gates are driven towards the reference voltages or supplies
and the output nodes are driven towards Vin ¼ Vout ¼
Va ¼ VDD=2. The recharge phase ensures that the input and
output currents are equal when the input voltage is VDD/2.
The current inverter is susceptible to noise, i.e. charge
injection and clock feed through. To reduce the inaccuracy
due to charge injection we can include dummy recharge
transistors.
When the input current increase the voltage Vin will
increase which will increase the semi floating-gate poten-
tial of the pMOS output transistor, hence Iout will decrease.
In this case the output voltage Vout will likely decrease. In
this case the drain to source voltage of both the input -and
output transistors will increase and the inherent problem
with finite output resistance will not affect the accuracy of
the current inverter significantly. We may express a sim-
plified operation of the current mirror as
Iin ¼ Ir  ek1 Vin
VDD




Iout ¼ Ir  ek2
VDD
2





where k1¼ Cinn1=CTð Þ 1=nUTð Þ; k2¼ Cinn2=CTð Þ 1=nUTð Þ;
CT is the total capacitance seen by the floating-gate, UT is the
thermal voltage, n is the slope factor and Ir is the current
running through the transistors when Vin ¼ VDD=2. The
current level, i.e. Ir is determined by the offset applied in the
initialization phase. In this case the current level Ir is equal to
the current running through a transistor assuming a gate to
source voltage equal to the supply voltage. Assuming that
k2 ¼ k1 and VDD=2  Vout  Vin  VDD=2, or Vout  VDD 
Vin due to the analog voltage inverter configuration, we may
express the output current Iout as
Iout ¼ Ir  ek2
VDD








which is defined as current inversion Iout ¼ I0in. Note that if
Iin ¼ Ir then Iout ¼ Ir.
The response of the inverting current mirror to a sine
input is shown in Fig. 5. The supply voltage is 250 mV, the
clock frequency is 25 MHz and the input frequency is
2 MHz. For very low input frequencies the response will be
influenced by leakage currents. The absolute value of the
output current of the inverting current mirror as a function
of the input current, assuming the sine input shown in
Fig. 5a is shown in Fig. 5b. Note that the the voltage level
of the input, and output, vary significantly while the current
level at the start of each evaluate phase is close to 160 nA
for different input and output voltages. The nonlinear
characteristics is due to slightly different level of inversion.
If we invert the output current we obtain
I0out ¼





hence two inverting current mirrors can be used as a non-
inverting current mirror without the mismatch usually
inherent due to finite output resistance.
The response of two cascaded inverting current mirrors
to a rail to rail sine input signal is shown in Fig. 6. The
supply voltage is 250 mV, the clock frequency is 25 MHz
and the input frequency is 4 MHz. The value of the output
current applying two cascaded inverting current mirrors as
a function of the input current, assuming the sine input is
shown. Note that the non-linearity due to different inver-
sion level of each inverting current mirror is cancelled out.
The dynamic current range is increased due to an increased
input signal frequency. The short lines reflect a small
variation of the input, and hence output, currents in an
evaluation phase. This condition can be seen in Fig. 6 at
3 9 10-7 s.
5 Ultra low voltage current multiplier and divider
The ULV current multiplier is shown in Fig. 7. We may
assume that both inputs will affect the output in a way that
resembles an analog inverter. Assume that input Iin2 is
fixed and Iin1 is increased, the expected response of the
circuit is an increase in the output current. The multiplier
will not only perform a current multiplication, the actual














Fig. 4 ULV inverting current mirror. The transistors labeled Q3 and
Q4 are used as current source and drain respectively
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express the ideal output current as a function of the input
currents
Iout ¼ Iin1  Iin2
Ir
; ð12Þ
where Ir is the recharge output current. We may apply the
same channel length modulation compensation technique
described for current mirror to increase the accuracy of the
current multiplier.
















where N is the number of inputs. We may even increase the
processing capability of the current mirror by putting dif-
ferent weights on the input capacitances and thereby being
able to perform a weighting of the inputs.
We apply the input signals to pMOS CSFG transistors to
provide a current source and the output current is drained
through a pMOS CSFG transistor. Data presented is based
on simulation of the current multiplier shown in Fig. 7 and
a 90 nm CMOS process with a supply voltage equal to
250 mV. The simulated (solid line) output current and the
ideal (dashed line) output current of the current multiplier
are shown in Fig. 7. The ideal output current is given by
Eq. 1 and the recharge current IR is equal to 200 nA.
Simulated data shows that the simulated response and ideal
response of the current multiplier is quite accurate for
currents larger than the recharge current. Only minimum
sized transistors are used, hence increased accuracy is
expected if the transistor sizes are increased. By increasing
the transistor lengths we can reduce the mismatch due to
increased drain impedance. Increased gate area will reduce
the mismatch between equal transistors. The relative
matching of the input capacitors is increased by using
larger devices.
6 Symmetric bidirectional ultra low voltage current
mirror
The response of current mirror shown in Fig. 3 will be
restricted by the input and output current level and the




































Initial current when entering
 the evaluation phase
Input current decreasing
Input current increasing
x 10−7(a) (b)Fig. 5 a The response of theinverting current mirror to a rail
to rail sine input signal. b The
absolute value of the output
current of the inverting current






































Initial current when entering
 the evaluation phaseInput current decreasing
Input current increasing
Fig. 6 The response of two
cascaded inverting current
mirrors to a rail to rail sine
input signal
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polarity of the input current. The symmetric ULV current
mirror is shown in Fig. 8. We may examine the circuit
response to a recharge operation. During recharge the
nMOS floating gate voltages are fixed to Voffset? while the
pMOS floating gate voltages are equal to Voffset-, the node
voltages at x and out are VDD/2 and the current are
equalized, i.e. In1 ¼ In2 ¼ Ip1 ¼ Ip2 ¼ Ir. Furthermore
the input and output currents are assumed to be 0. Assume
that the input current increases compared to Ir. This will
lead to an increased voltage in node x, i.e assuming a
pMOS transistor feeding a positive current into x. As a
result the currents In1 and In2 will increase and Ip1 and Ip2
will be reduced accordingly. We may express the
DIn1  DIp1 ¼ DIin
DIn1 ¼ DIin þ DIp1
DIn2 ¼ DIin þ DIp2
DIn2  DIp2 ¼ DIin
DIout ¼ DIin
ð14Þ
The input stage will act as a current to voltage converter
and the output stage will act as a voltage to current
converter. The change in input and output currents can be
negative or positive and thus the current mirror is
bidirectional. The actual input and output current can be
expressed as
Iin ¼ Ir þ DIin
Iout ¼ Ir þ DIout
Iout ¼ Iin
ð15Þ
The input current Iin will pull the input terminal towards
VDD or VSS depending on the polarity of the current. A
negative current will pull the input terminal down and a
positive input current will pull the input up. The input
current will be matched by a current provided by the
inverter in the I–V converter. The I–V converter will
generate an input voltage to drain the actual input current.
If the input current is equal to the recharge current the









































Iin2 = IR 
Iin2 = IR / Iin1
Fig. 7 The basic nMOS CSFG current multiplier. The simulated (solid line) output current and the ideal (dashed line) output current of the


































Fig. 8 Symmetric ULV
current mirror
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Any change in the input current will affect the floating gate
voltages such that the input current is drained by the
inverter in the I to V converter. The drained input current
will be available at the output due to a corresponding
change in the floating gate of the inverter producing the
output current. If the capacitors C1 and C2 are equal the
voltage change at the semi floating gates Vfg1 and Vfg2 and
hence the output current will match the current running
through the inverter in the I to V converter which is equal
to the input current. We have not considered a natural
source for the input current and a natural drain or load for
the output current. A positive input current will be drained
by an equal current running through the nMOS transistor of
the inverter in the I–V converter caused by a increase in the
voltage of the input terminal. A negative input current will
lower the input terminal voltage and the input current will
be drained by an increased pMOS transistor current of the
I–V converter.
In Fig. 9 a symmetric current mirror with a current
source and a current drain or load are shown. The accuracy
of the current mirror is determined by mismatches of the
transistors and capacitors. The transistor mismatches will
affect the precharge value. We may expect that the pre-
charge voltage will adapt to the relative mismatch of the
evaluating transistors driving a specific node. If En is strong
compared to a standard transistor the node driven by the
transistor may precharge at a higher level than VDD/2 and
the node voltage will be pulled lower than VDD/2 the the
circuit enters the evaluate mode. The change in node
voltage will affect the driving circuit trough a parasitic
node to floating-gate parasitic capacitance. The effect of
this feedback will reduce the effect of inherent mismatch.
On the other hand the change in the node voltage after
entering the evaluate mode will affect the following circuit
through the input capacitors. If the mismatches are random
the transistor mismatches will not accumulate. Capacitor
mismatches will affect the accuracy of the current mirror
directly through a change in the transconductance. The
accuracy of the capacitors may be increased by using larger
poly–poly capacitors. The Internal voltage VA and the
output VB are inverse with a DC value equal to VDD/2. The
frequency of the input signal is 10 MHz and the recharge
frequency is 25 MHz. The frequency range for the recharge
signal is dependent of the applied supply voltage and must
secure that no significant leakage of the semi floating gate
deteriorates the accuracy. Furthermore the recharge fre-
quency must be limited to ensure that the circuits are
precharged correctly.
The simulated transistor currents are shown on Fig. 10.
The output currents as function of the input currents of the
simulated current mirror are shown. The bi-directionality
of the symmetric current is evident and shows a reasonable
linear characteristics and accuracy for a sine input voltage
signal producing the input current. The current headroom is
-300 to 300 nA and the supply voltage is 250 mV.
7 Continuous time ultra low voltage current mirrors
A switched non-contiuous time ULV current mirror is
presented in [10]. By using two current mirrors operating in
opposite phases we obtain a continuous time clocked cur-
rent mirror with an inherent auto-zero function.
The continuous time clocked semi floating gate
(CCSFG) transistors are shown in Fig. 11. The recharge
transistors are drawn vertically and the evaluate transistors
are drawn horizontally. By powering up the gate to source
voltages in an initialization phase we are able to reduce the
supply voltage without decreasing the ON current provided





































































Fig. 9 The simulated circuit including a current source for providing the input current and a current sink for the output current
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current level combined with a very low supply voltage. The
enhancement can be viewed as a active threshold voltage
shift. Note that the recharge transistor and the evaluate
transistor are clocked by inverse signals witch will, to some
degree, reduce the capacitive noise imposed to the semi-
floating-gate. In order to reduce the charge injection we
may add a dummy recharge switch. The noise imposed
through parasitic capacitance’s and charge injection may
be reduced by a symmetrical, i.e. quasi differential, design
approach.
The nMOS CCSFG transistors in the two clock phases
are shown in Fig. 11. Assuming / = 0 the E1 transistor is
operative and the E2 transistor is recharging. The output
current should be dominated by transistor E1 and not E2.
We may express the effective voltage of E2 as
VE2effective ¼ VDD  Vt  Vout, assuming a that the recharge is
finished and neglecting body effect. The effective voltage
of E1 may be expressed as VE1effective ¼ VDD  Vt þ kinnDVin:
In order to maintain the dominance of E2 we must have
VE1effective [ VE2effective and thus DVin [Vout=Kin. If
kin = 0.5 this reduces to DVin [2Vout. Now, the lowest
potential we may expect for output, given that the tran-
sistors operate in saturation, is approximately 50 mV, and
hence DVin [100mV . If DVin\100 mV the current
running through E2 will prevent the output to fall further.
In the most extreme case we may assume that Vin 
VDD  50 mV and Vout  VDD  50 mV and an input signal
DVin ¼ 100 mV.
The actual current running through the evaluate tran-
sistors are determined by:
1. The input voltage at switching point of the clock
signals. If we assume that the input signal is stable
short after the switching point both semi floating gates
are close to VDD and the output will be pulled down
towards 0 or more accurately pulling E1 out of the
saturated region. We may expect the output voltage to
be close to 50 mV. If the input is close to 0 when the
clock switches the potential change in input voltage is
VDD whereas the potential change in input is -VDD if
the input is close to VDD at the switching point. The
output current given by Iout ¼ IE1 þ IE2 is reset to Ir,
the current running through a nMOS transistor with an
effective input voltage equal to VDD.
2. The input signal, i.e. DVin. We may assume that the
output is close to 50 mV and transistor E1 is ready for
transforming a input signal to a change in the current
IE1 which will affect both Vout and IE2. If the output is
close to 0 already and the input signal is positive the
output will not fall much further and the input signal
will not affect the output voltage significantly. If the
input, however is negative the output will be increased
to a voltage required to equalize the currents.
The response of the continuous time ULV nMOS tran-
sistor to a rail to rail input sine of 8 MHz when the output
is fixed to VDD/2 is shown in Fig. 12. The recharge



















































































IE1 IE2 IE1 IE2
φ = 1φ = 0
nMOS
E1 E2
Fig. 11 The nMOS and pMOS continuous time clocked semi floating
gate (CCSFG) transistors. The input signal is applied to one of the FG
nodes depending on the clock signal. The other FG node will be
forced to VDD simultaneously
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frequency is 50 Mz. Lower graphs showing the clock sig-
nals and input signal while top graphs show the output
currents of the ULV transistor. At each clock edge the
output current of ULV nMOS transistor is reset to a level
close to the reset current Ir. If the recharge frequency is low
enough the reset current will be equal to the reset current.
The current running through the active transistor will be
determined by the actual input voltage to the active tran-
sistor. When using this configuration we are able to detect
any input changes even for inputs operating at a different
voltage headroom than limited by VDD and gnd.
The recharge frequency must be high enough to prevent
significant distortion due to floating gate leakage in the
evaluation phase. The leakage is dependent on the supply
voltage and is close to 30 lV/ns. By assuming a recharge
frequency of 50 MHz as shown in Fig. 12 we may expect a
maximum leakage of 300 lV. The leakage is however
affecting both transistors and the accuracy of the current
mirror is not significantly reduced due to the leakage.
The response of the current mirror to a sine input voltage
shows a output current which is a derivative of the input
voltage, hence a cosine function. The DC voltage level of
the input signal is not influencing the response. By inte-
grating the output current and converting to a voltage a
continuous time voltage signal may be retrieved. The auto
zero (AZ) of the current mirror is dependent on the capa-
bility of the recharge transistors to pull the recharged
transistor to the initial state, Veffective = VDD. The recharg-
ing time is of interest and voltage stored before recharging.
At the end of the recharge period the FG voltage and the
corresponding transistor current will be proportional to the
derivative of the input signal Vin and the frequency of the
recharge signal /. The current provided by the evaluating
transistor will also be characterized by the derivative of the
input signal. In the case where the input signal is a sine
signal the AZ and output current level will be defined by a
cosine function.
The continuous time ULV current mirror is shown in
Fig. 13 and resembles an auto zero circuit sampling an input
signal. Input and output stages are included for the purpose of
providing typical current sources and loads. E1 and E2 are
input transistors operating in opposite phases, and E3 and
E4 are output transistors operating in opposite phases. When
/ = 0 transistor E1 and E3 will be evaluating any input
changes while transistors E2 and E4 will recharge to
VDD. When / switches from 0 to 1 the floating gates of
transistor E1 and E3 will be equal to VDD. Any input changes
will affect the two floatings gates and produce a effective
gate to source voltage of these transistors according to
VE1effective ¼ VDD þ ke1DVA ð16Þ
VE4effective ¼ VDD þ ke4DVA ð17Þ
where ke1 ¼ Ce1=CTE1 ; ke4 ¼ Ce4=CTE4 ; CTE1 is the total
capacitance seen by the floating gate of transistor E1 and
CTE4 is the total capacitance seen by the floating gate of
transistor E4. The input capacitance’s are used to com-
pensate for the difference in currents due to the finite
output resistances of output and input transistors [10]. We
may evaluate the response of an input signal when / = 0:
1. At the switching point when / switches from 1 to 0.
(a) Vin & 0, and hence VA & VDD. We may assume
that VFG1 ¼ VFG4 ¼ VDD; VFGA2 ¼ VFGB1 ¼ 0 V;
VFG2  VFG3 [ VDD and VFGA1 & VFGB2 \ 0 V.






























Fig. 12 The response of the continuous time ULV nMOS transistor
to a rail to rail input sine of 8 MHz when the output is fixed to VDD/2.
The recharge frequency is 50 Mz. Lower graphs showing the clock

























Fig. 13 The continuous time ULV current mirror. A current source
and a current sink are included for simulation purposes. The currents
running through the recharged evaluate transistor are negligible
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Furthermore we may assume that VB & 0. The
currents IE1  IA2  IE4  IB1 are equal to the
initial current Ir, and IA ¼ IA2  IA1 and
IB ¼ IB1  IE4. Independent of the previous cur-
rent of the operative transistors right ahead of the
transition the current level will be reset to the
initial recharge currents. We may expect only a
minor change in the active current pulling nodes
A and B due to the switching of operative
transistors from E2 to E1 and E3 to E4, even
though the actual current level is changed
significantly.
(b) We may expect a small voltage drop for A and a
small increase in B. The voltage change will be
small because the effective voltage of A2 and E1
are equal. This holds for E4 and B1 as well.
(c) A positive input transition occurs. If transistors A2
and E1, and E4 and B1 are matched, we will see a
voltage change of B equal to DVin in the opposite
direction, or more precisely DVA ¼ DVin.
(d) VA falls due to a positive input signal and the
currents IE1 and IE4 will decrease and the node
B will rise. We may expect that DVB ¼ DVA ¼
DVin.
2. If Vin & VDD we will experience the opposite case as
explained previously. The circuit is symmetric and the
circuit performs according to (a).
The input (dotted) and output currents of the continuous
time current mirror is shown in Fig. 14. The clock
frequency is 100 MHz. The input and internal nodes are
biased so that the transistor operates in saturation and the
expected current headroom is thus reduced compared to the
results shown in Fig. 12. As shown the characteristics of
the current mirror matches a traditional current mirror and
may operate at ultra low supply voltages.
8 Symmetric and continuous time CSFG current
mirror
The symmetric and continuous time CSFG current mirror
is shown in Fig. 15. The input current Iin and the output
current Iout are distributed into four paths according to
Iin ¼ Ip1 þ Ip2  In1  In2 ð18Þ
Iout ¼ Ip3 þ Ip4  In3  In4: ð19Þ
The current mirror in Fig. 15 is symmetrical in terms of
clock phases. If we assume that / = 0 we can analyze the
response of the circuit in more detail. Transistors
EN1, EP1, EN4 and EP4 are recharging and the currents
drawn by these transistors depend on the voltage of the
input and output of the current mirror. We may assume that
the output voltage voltage are dependent on the input
voltage according to Vout & V DD - Vin. The recharging
transistors will affect the currents in the current mirror. If
the input and output voltages are VDD/2 we may assume
that current mirror is in a initial state, for example right
after a clock edge / changes from 1 to 0, and the active
transistors EN2 and EP2 provides currents equal to the
recharge state current Ir determined by effective gate to
source voltages equal to Voffset? and Voffset  VDD for
transistors EN2 and EP2 respectively, hence In2 ¼ jIp2j. In
this state the current running through the recharged tran-
sistors are non-significant due to the reverse biasing of
these transistors and the effective gate to source voltages
are equal to Voffsetþ  VDD=2 and Voffset  VDD=2 for
transistors EN1 and EP1 respectively. Furthermore,
assuming matched transistors, In1 ¼ jIp1j and hence will not
affect the input current. The same arguments hold for the
current IE4 and IP4 as well. The input current will be pro-
vided by a symmetric CSFG circuit, typically a symmetric
and continuous time inverter similar to the output stage of
the current mirror. After each clock edge the current





























x 10−7 x 10−7
Fig. 14 The input (dotted)
and output currents of the
continuous time current mirror.
The clock frequency is
100 MHz. The auto-zero or
normalization is evident
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mirror, the circuit proving the input current and the circuit
draining the output current will be in a state with no current
flowing between the different circuits.
8.1 Simulation results
The bidirectional ULV current mirror was simulated using
a supply voltage equal to 250 mV and offset voltages equal
to 400 and -150 mV. The recharge frequency applied in
the simulation examples are 25 MHz. The usable recharge
frequency range is determined by the offset voltages and
supply voltage applied. For low supply voltages and low
offsets both the leakage current and the active currents are
small and the recharge frequency may be reduced, although
maintained high enough to secure a complete recharge of
the floating gates and to avoid problems due to leakage
currents. The input frequency may vary and is limited by
the timing response, i.e. current level determined by the
supply voltage and offsets applied.
In Fig. 16 the positive and negative components of the
input and output currents are shown when a sine input with
a frequency equal to 200 MHz is applied. In this case the
recharge clock edges are arriving when the input currents
are low or high compared to the average level, ie.e at time
0.4 9 10-7. This can be seen as a distortion in the transient
response of the current mirror and is most evident in Fig-
ure. The output current as a function of the inputs current is
shown in Fig. 17. The distortion due to the auto-zero
function of the current mirror is not influencing the per-
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Fig. 15 The symmetric and
continuous time CSFG current
mirror and simplified symbol
representation including a
current source and a current sink
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output current are auto-zeroed simultaneously. The higher
input frequency is favorable in terms of leakage effects
which is observable as larger current amplitudes and this
effect can bee seen as a more linear current mirror
response. The delay of the circuit is observable as a small
mismatch for increasing and decreasing input currents.
9 Conclusion
We have presented a ultra low-voltage bidirectional ultra
low-voltage current mirror based on a ultra low-voltage
digital logic style. Clocked semi floating gate transistors
are used to provide current mirrors operating at supply
voltage close to or even below the inherent threshold
voltage of a advanced CMOS process. The current mirror is
recharged or initialized in the same way as ULV digital
logic. We have presented a split-gate current mirror which
exploit relative capacitances to compensate for inaccuracy
due to channel length modulation. Simulated data provided
are valid for a 90 nm TSMC CMOS process.
Open Access This article is distributed under the terms of the
Creative Commons Attribution Noncommercial License which per-
mits any noncommercial use, distribution, and reproduction in any
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x 10 −7Fig. 16 The response of the
current mirror to sine input with
a frequency equal to 200 MHz























Fig. 17 The output current relative to the input current for a sine
input with a frequency equal to 200 MHz
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